Merge pull request #3502 from namkazt/patch-3
shader_decode: Reimplement BFE instructions
This commit is contained in:
commit
ddafc99776
|
@ -911,14 +911,9 @@ union Instruction {
|
||||||
} fadd32i;
|
} fadd32i;
|
||||||
|
|
||||||
union {
|
union {
|
||||||
BitField<20, 8, u64> shift_position;
|
BitField<40, 1, u64> brev;
|
||||||
BitField<28, 8, u64> shift_length;
|
BitField<47, 1, u64> rd_cc;
|
||||||
BitField<48, 1, u64> negate_b;
|
BitField<48, 1, u64> is_signed;
|
||||||
BitField<49, 1, u64> negate_a;
|
|
||||||
|
|
||||||
u64 GetLeftShiftValue() const {
|
|
||||||
return 32 - (shift_position + shift_length);
|
|
||||||
}
|
|
||||||
} bfe;
|
} bfe;
|
||||||
|
|
||||||
union {
|
union {
|
||||||
|
|
|
@ -17,32 +17,59 @@ u32 ShaderIR::DecodeBfe(NodeBlock& bb, u32 pc) {
|
||||||
const Instruction instr = {program_code[pc]};
|
const Instruction instr = {program_code[pc]};
|
||||||
const auto opcode = OpCode::Decode(instr);
|
const auto opcode = OpCode::Decode(instr);
|
||||||
|
|
||||||
UNIMPLEMENTED_IF(instr.bfe.negate_b);
|
|
||||||
|
|
||||||
Node op_a = GetRegister(instr.gpr8);
|
Node op_a = GetRegister(instr.gpr8);
|
||||||
op_a = GetOperandAbsNegInteger(op_a, false, instr.bfe.negate_a, false);
|
Node op_b = [&] {
|
||||||
|
|
||||||
switch (opcode->get().GetId()) {
|
switch (opcode->get().GetId()) {
|
||||||
case OpCode::Id::BFE_IMM: {
|
case OpCode::Id::BFE_R:
|
||||||
UNIMPLEMENTED_IF_MSG(instr.generates_cc,
|
return GetRegister(instr.gpr20);
|
||||||
"Condition codes generation in BFE is not implemented");
|
case OpCode::Id::BFE_C:
|
||||||
|
return GetConstBuffer(instr.cbuf34.index, instr.cbuf34.GetOffset());
|
||||||
const Node inner_shift_imm = Immediate(static_cast<u32>(instr.bfe.GetLeftShiftValue()));
|
case OpCode::Id::BFE_IMM:
|
||||||
const Node outer_shift_imm =
|
return Immediate(instr.alu.GetSignedImm20_20());
|
||||||
Immediate(static_cast<u32>(instr.bfe.GetLeftShiftValue() + instr.bfe.shift_position));
|
|
||||||
|
|
||||||
const Node inner_shift =
|
|
||||||
Operation(OperationCode::ILogicalShiftLeft, NO_PRECISE, op_a, inner_shift_imm);
|
|
||||||
const Node outer_shift =
|
|
||||||
Operation(OperationCode::ILogicalShiftRight, NO_PRECISE, inner_shift, outer_shift_imm);
|
|
||||||
|
|
||||||
SetInternalFlagsFromInteger(bb, outer_shift, instr.generates_cc);
|
|
||||||
SetRegister(bb, instr.gpr0, outer_shift);
|
|
||||||
break;
|
|
||||||
}
|
|
||||||
default:
|
default:
|
||||||
UNIMPLEMENTED_MSG("Unhandled BFE instruction: {}", opcode->get().GetName());
|
UNREACHABLE();
|
||||||
|
return Immediate(0);
|
||||||
}
|
}
|
||||||
|
}();
|
||||||
|
|
||||||
|
UNIMPLEMENTED_IF_MSG(instr.bfe.rd_cc, "Condition codes in BFE is not implemented");
|
||||||
|
|
||||||
|
const bool is_signed = instr.bfe.is_signed;
|
||||||
|
|
||||||
|
// using reverse parallel method in
|
||||||
|
// https://graphics.stanford.edu/~seander/bithacks.html#ReverseParallel
|
||||||
|
// note for later if possible to implement faster method.
|
||||||
|
if (instr.bfe.brev) {
|
||||||
|
const auto swap = [&](u32 s, u32 mask) {
|
||||||
|
Node v1 =
|
||||||
|
SignedOperation(OperationCode::ILogicalShiftRight, is_signed, op_a, Immediate(s));
|
||||||
|
if (mask != 0) {
|
||||||
|
v1 = SignedOperation(OperationCode::IBitwiseAnd, is_signed, std::move(v1),
|
||||||
|
Immediate(mask));
|
||||||
|
}
|
||||||
|
Node v2 = op_a;
|
||||||
|
if (mask != 0) {
|
||||||
|
v2 = SignedOperation(OperationCode::IBitwiseAnd, is_signed, std::move(v2),
|
||||||
|
Immediate(mask));
|
||||||
|
}
|
||||||
|
v2 = SignedOperation(OperationCode::ILogicalShiftLeft, is_signed, std::move(v2),
|
||||||
|
Immediate(s));
|
||||||
|
return SignedOperation(OperationCode::IBitwiseOr, is_signed, std::move(v1),
|
||||||
|
std::move(v2));
|
||||||
|
};
|
||||||
|
op_a = swap(1, 0x55555555U);
|
||||||
|
op_a = swap(2, 0x33333333U);
|
||||||
|
op_a = swap(4, 0x0F0F0F0FU);
|
||||||
|
op_a = swap(8, 0x00FF00FFU);
|
||||||
|
op_a = swap(16, 0);
|
||||||
|
}
|
||||||
|
|
||||||
|
const auto offset = SignedOperation(OperationCode::IBitfieldExtract, is_signed, op_b,
|
||||||
|
Immediate(0), Immediate(8));
|
||||||
|
const auto bits = SignedOperation(OperationCode::IBitfieldExtract, is_signed, op_b,
|
||||||
|
Immediate(8), Immediate(8));
|
||||||
|
auto result = SignedOperation(OperationCode::IBitfieldExtract, is_signed, op_a, offset, bits);
|
||||||
|
SetRegister(bb, instr.gpr0, std::move(result));
|
||||||
|
|
||||||
return pc;
|
return pc;
|
||||||
}
|
}
|
||||||
|
|
|
@ -68,6 +68,8 @@ OperationCode SignedToUnsignedCode(OperationCode operation_code, bool is_signed)
|
||||||
return OperationCode::UBitwiseXor;
|
return OperationCode::UBitwiseXor;
|
||||||
case OperationCode::IBitwiseNot:
|
case OperationCode::IBitwiseNot:
|
||||||
return OperationCode::UBitwiseNot;
|
return OperationCode::UBitwiseNot;
|
||||||
|
case OperationCode::IBitfieldExtract:
|
||||||
|
return OperationCode::UBitfieldExtract;
|
||||||
case OperationCode::IBitfieldInsert:
|
case OperationCode::IBitfieldInsert:
|
||||||
return OperationCode::UBitfieldInsert;
|
return OperationCode::UBitfieldInsert;
|
||||||
case OperationCode::IBitCount:
|
case OperationCode::IBitCount:
|
||||||
|
|
Loading…
Reference in New Issue