shader_ir: Correct max sizing
This commit is contained in:
parent
d45fed3030
commit
cfb3db1a32
|
@ -163,7 +163,7 @@ enum class ParseResult : u32 {
|
|||
|
||||
ParseResult ParseCode(CFGRebuildState& state, u32 address, ParseInfo& parse_info) {
|
||||
u32 offset = static_cast<u32>(address);
|
||||
const u32 end_address = static_cast<u32>(state.program_size - 10U) * 8U;
|
||||
const u32 end_address = static_cast<u32>(state.program_size / 8U);
|
||||
|
||||
const auto insert_label = ([](CFGRebuildState& state, u32 address) {
|
||||
auto pair = state.labels.emplace(address);
|
||||
|
|
|
@ -39,7 +39,7 @@ void ShaderIR::Decode() {
|
|||
std::memcpy(&header, program_code.data(), sizeof(Tegra::Shader::Header));
|
||||
|
||||
disable_flow_stack = false;
|
||||
const auto info = ScanFlow(program_code, program_code.size(), main_offset);
|
||||
const auto info = ScanFlow(program_code, program_size, main_offset);
|
||||
if (info) {
|
||||
const auto& shader_info = *info;
|
||||
coverage_begin = shader_info.start;
|
||||
|
|
Loading…
Reference in New Issue